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Editorial 
The design of very large scale integrated circuits (VLSI) is an area that has 
brought forth a large number of combinatorial applications in the last decade. From 
the applications point of view, the rapid progress in the fabrication technology for 
integrated circuits afforded the circuit designer with technological possibilities that 
had to be complemented with corresponding advances in design technology and with 
new ideas in computer architecture. From the methodical point of view, VLSI 
design is a source of a large number of interesting combinatorial problems that 
helped point the fundamental research in combinatorial optimization into ap- 
plication-oriented directions. As a result, both the CAD community as well as the 
optimization community are benefitting from this dialogue. 
This issue of Discrete Applied Mathematics presents a number of papers that deal 
with different aspects of the VLSI design process. Each paper discusses a problem 
from the mathematical point of view that can be isolated from a specific facet of 
the VLSI design process or its computer-architectural background. The occasion for 
this issue was a section with the same title during the 13th Symposium on Operations 
Research, which was held in Paderborn, Germany from September 7-9, 1988. 
Summaries of the papers presented at that conference have been compiled in 
Methods of Operations Research 60 (Anton Hain Verlag, Frankfurt, 1990). Several 
of the papers included in the section on Combinatorial Problems in VLSI are 
contained-in a refined form-in this issue. In addition, other papers have been 
contributed. All papers in this issue include new and original contributions to the 
subject. Some of the papers, in addition, have the character of a survey. 
The paper by U. Faigle, R. Schrader and G. Turan discusses problems that arise 
because the VLSI technology affords us with the possibility of constructing parallel 
computers, in which several computing agents communicate to jointly solve a prob- 
lem. Such agents can be located on several chips or even on the same chip. In this 
context, a whole theory of communication complexity has been developed, starting 
with A. Yao [4]. The results of the theory can be applied to derive lower bounds 
for the complexity of parallel algorithms on chips and in computing networks [2,3]. 
Faigle et al. discuss the communication complexity of determining whether two 
elements are related by an interval order and relate the communication complexity 
to order-theoretic parameters. 
All of the remaining papers in the issue are concerned with problems occurring 
in circuit layout. This is a subproblem in VLSI design that is a particularly rich 
source of combinatorial problems, 
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The paper by P. Raghavan is concerned with the global routing phase during 
circuit layout. This phase follows the placement of the circuit components (adders, 
multiplexers, etc.) on the chip, and it determines the rough course of the wires 
around these components. The global routing problem can be naturally formulated 
as an integer program [ 11. P. Raghavan surveys results that have been obtained by 
solving this integer program through rounding a linear relaxation. While this 
method is known to be quite ineffective in the general case, Raghavan obtains 
provably good approximations to the best global routing very quickly. He even can 
make the process of rounding deterministic to yield a provably good approximation 
algorithm for global routing. This paper is a survey paper; the results on Steiner 
trees are a new contribution. 
Channel Routing is one of the most widely studied subproblems in circuit layout 
[l]. This problem is solved in the detailed routing phase, which follows the global 
routing phase and determines the exact course of all wires. Several models for wiring 
can be used. D. Wagner and F. Wagner present a fast parallel algorithm (for a 
PRAM) that solves the channel routing problem in the knock-knee model. In this 
model, different wires have to be edge-disjoint. 
The knock-knee model is quite interesting mathematically and its investigation 
has propelled the theory of routing in graphs significantly, but its applicability in 
practice is hampered by the fact that knock-knee routing need several (3 or 4) wiring 
layers to be realized. In contrast, the competitive Manhattan model allows for easy 
wiring in two layers-one layer for the horizontal wire stretches and the other for 
the vertical wires stretches. Therefore, the Manhattan model is almost always used, 
in practice. Unfortunately, minimizing the channel density is NP-hard in the 
Manhattan model. This theoretical fact contrasts starkly with the evidence that most 
instances of the channel routing problem that occur in practice can be solved almost 
optimally by clever heuristics. On malevolently chosen examples such channel 
routing heuristics perform very badly, however. Charlotte Wieners-Lummer 
presents a channel routing algorithm for the Manhattan model that combines the 
excellent performance of heuristics on typical problem instances with analyzably 
good results on all problem instances. Thus the theoretical and practical progress 
in the area of channel routing is made available in a single tool. 
On printed-circuit boards (PCB’s) the global and the detailed routing phase often 
are merged into a single phase [ 11. During this phase, one has to deal with extremely 
large routing graphs with many wires to be routed. In this case, one feasible method 
is to wire each net separately. The corresponding combinatorial problem is the well- 
known minimum Steiner tree problem in graphs. S. Volj presents an overview over 
heuristics for this NP-hard problem. 
The paper by T. Andreae discusses a problem that occurs in layout compaction. 
This is a later phase during the circuit layout process in which the layout area is 
reduced while the topology of the layout is largely maintained. The most successful 
and mathematically interesting method of layout compaction first constructs a 
graph from the original circuit layout and then solves a shortest-path problem on 
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this graph [l]. In this method, a major problem is to generate as small a graph as 
possible. In this context the visibility graph is of critical interest. T. Andreae solves 
several open problems on visibility graphs. 
The papers in this issue have been submitted to the same thorough reviewing pro- 
cess that is common to all papers published in Discrete Applied Mathematics. We 
would like to thank all authors for their contributions and all referees for their 
thorough and engaged reviews. 
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